



ELEC241

Programmable Logic Design

S2 Day 2015

Dept of Engineering

Contents

<u>General Information</u>	2
<u>Learning Outcomes</u>	2
<u>General Assessment Information</u>	3
<u>Assessment Tasks</u>	3
<u>Delivery and Resources</u>	8
<u>Unit Schedule</u>	10
<u>Policies and Procedures</u>	11
<u>Graduate Capabilities</u>	13

Disclaimer

Macquarie University has taken all reasonable measures to ensure the information in this publication is accurate and up-to-date. However, the information may change or become out-dated as a result of change in University policies, procedures or rules. The University reserves the right to make changes to any information in this publication without notice. Users of this publication are advised to check the website version of this publication [or the relevant faculty or department] before acting on any information in this publication.

General Information

Unit convenor and teaching staff

Rex Di Bona

rex.dibona@mq.edu.au

Forest Zhu

forest.zhu@mq.edu.au

Credit points

3

Prerequisites

12cp including (ELEC141(P) or ENGG141(P) or ELEC274(P))

Corequisites

Co-badged status

Unit description

This unit introduces some of the hardware components and software tools used to design digital systems, particularly those popular Programmable Logic Devices. For systems of moderate complexity we choose to use Generic Array Logic devices (GALs) and simple software based on Boolean equations (OPALjr). Some set practical exercises are performed individually, while teams are formed to work on a larger project which spans some weeks.

Important Academic Dates

Information about important academic dates including deadlines for withdrawing from units are available at <https://www.mq.edu.au/study/calendar-of-dates>

Learning Outcomes

On successful completion of this unit, you will be able to:

Understand of key concepts, such as finite state machine, as well as its implementation on programmable logic array

Understand of applications and performance capabilities of programmable logic devices

Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines

Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria

Demonstrate engagement to active learning as well as self-learning capability in a group

manner

General Assessment Information

Group practical

Practical 1 performance	3%
Practical 2 performance	3%
Practical 3 performance	3%
Practical 4 performance	3%
Practical 5 performance	3%

Total 15%

Team project

Practical 6-10 attendance	5%
Final report	13%

Total 18%

In-class Test

Test 1	3%
Test 2	4%

Total 7%

Exam (one 3-hour closed-book exam) 60 %

Total 100%

Assessment Tasks

Name	Weighting	Due
<u>Practical 1</u>	3%	Week 2
<u>Practical 2</u>	3%	Week 3
<u>Practical 3</u>	3%	Week 4
<u>In-class Test 1</u>	3%	Week 4
<u>Practical 4</u>	3%	Week 5

Name	Weighting	Due
<u>Practical 5</u>	3%	Week 6
<u>Practical 6</u>	1%	Week 7
<u>Practical 7</u>	1%	Week 8
<u>In-Class Test 2</u>	4%	Week 9
<u>Practical 8</u>	1%	Week 9
<u>Practical 9</u>	1%	Week 10
<u>Practical 10</u>	1%	Week 11
<u>Final Report</u>	13%	Week 12
<u>Exam</u>	60%	Week 14

Practical 1

Due: **Week 2**

Weighting: **3%**

Practical 1 – PLD Implementation of Shift Register Circuits

On successful completion you will be able to:

- Understand of key concepts, such as finite state machine, as well as its implementation on programmable logic array
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 2

Due: **Week 3**

Weighting: **3%**

Practical 2 – PLD Implementation of Synchronous Cascadable Counters

On successful completion you will be able to:

- Understand of key concepts, such as finite state machine, as well as its implementation on programmable logic array
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 3

Due: **Week 4**

Weighting: **3%**

Practical 3 – Design and Implementation of a Traffic Light Controller, and Design and Implementation of MOD-n Counters with Single-Cycle Operation

On successful completion you will be able to:

- Understand of applications and performance capabilities of programmable logic devices
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

In-class Test 1

Due: **Week 4**

Weighting: **3%**

The key concepts that covered between Week 2 and Week 4 will be tested, such as Boolean equations, shift register and finite state machine.

On successful completion you will be able to:

- Understand of key concepts, such as finite state machine, as well as its implementation on programmable logic array
- Understand of applications and performance capabilities of programmable logic devices
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 4

Due: **Week 5**

Weighting: **3%**

Practical 4 – Boundary Scan Testing with Signature Analysis

On successful completion you will be able to:

- Understand of applications and performance capabilities of programmable logic devices
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 5

Due: **Week 6**

Weighting: **3%**

Practical 5 – Boundary Scan Testing with Signature Analysis

On successful completion you will be able to:

- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 6

Due: **Week 7**

Weighting: **1%**

Practical 6 – Traffic Light Controller Design and implementation

(GAL – Team Project)

On successful completion you will be able to:

- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 7

Due: **Week 8**

Weighting: **1%**

Practical 7 – Traffic Light Controller Design and implementation

(GAL – Team Project)

On successful completion you will be able to:

- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

In-Class Test 2

Due: **Week 9**

Weighting: **4%**

The key concepts that covered between Week 4 and Week 8 will be tested.

On successful completion you will be able to:

- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 8

Due: **Week 9**

Weighting: **1%**

Practical 8 – Traffic Light Controller Design and implementation

(GAL – Team Project)

On successful completion you will be able to:

- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 9

Due: **Week 10**

Weighting: **1%**

Practical 9 – Traffic Light Controller Design and implementation

(GAL – Team Project)

On successful completion you will be able to:

- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Practical 10

Due: **Week 11**

Weighting: **1%**

Practical 10 – Traffic Light Controller Design and implementation

(GAL – Team Project)

On successful completion you will be able to:

- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Final Report

Due: **Week 12**

Weighting: **13%**

Final Report

On successful completion you will be able to:

- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Exam

Due: **Week 14**

Weighting: **60%**

Exam (one 3-hour closed-book exam)

On successful completion you will be able to:

- Understand of applications and performance capabilities of programmable logic devices
- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Delivery and Resources

Lectures	<p>There is one lecture per week. Lecture topics are provided in the (attached) timetable. Lecture notes containing the figures and other information used in the presentation of most lectures are available on Blackboard. Students are advised to print a copy of these notes before each lecture so that their personal copies may be annotated during the course of the lecture.</p> <p>From time to time, important announcements and notices will be made in the lectures. It is the responsibility of the student to be aware of these announcements and notices.</p>
Assignments	None

<p>Tutorial/ practical sessions</p>	<p>There are ten practical sessions (each of three hours duration) starting in Week 2. Students will work in groups of two or teams of four and will attend one practical session in each week. On the completion of each session, each group/team must complete and submit a “check-list” that itemizes each section of tutorial and laboratory work. Each item is to be initialed by the group members on completion of the work. Your performance as recorded in your copies of the practical notes and summarized by your check-list will be used in the assessment of your practical work.</p> <p>Food and drink are not permitted in the laboratory. Students will not be permitted to enter the laboratory without appropriate footwear. <u>Thongs and sandals are not acceptable.</u></p>																																																			
<p>Laboratory note book</p>	<p>Each student must have a bound exercise book to be used as a tutorial/laboratory note book. This book is to be used for any preliminary work for the laboratory sessions and for any designs or results recorded during these sessions. On the completion of each session note book entries must be signed and dated by a tutor.</p>																																																			
<p>Reports</p>	<p>A final report based on the team project is required from each team (not each team member). The report should be submitted by <i>24th October, 2013 (the Thursday in week 11)</i>.</p>																																																			
<p>Summary of the assessment tasks students must undertake to demonstrate their learning</p>	<table style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2">Group practical</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Practical 1 performance</td> <td style="text-align: right;">3%</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Practical 2 performance</td> <td style="text-align: right;">3%</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Practical 3 performance</td> <td style="text-align: right;">3%</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Practical 4 performance</td> <td style="text-align: right;">3%</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Practical 5 performance</td> <td style="text-align: right;">3%</td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">Total 15%</td> </tr> <tr> <td colspan="2">Team project</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Practical 6-10 attendance</td> <td style="text-align: right;">5%</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Project deliverable</td> <td style="text-align: right;">6%</td> <td></td> </tr> <tr> <td style="padding-left: 20px;">Final report</td> <td style="text-align: right;">7%</td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">Total 18%</td> </tr> <tr> <td colspan="2">In-Class Tests</td> <td></td> </tr> <tr> <td></td> <td style="text-align: right;">7%</td> <td></td> </tr> <tr> <td colspan="2">Exam (one 3-hour closed-book exam)</td> <td></td> </tr> <tr> <td></td> <td style="text-align: right;">60 %</td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">Total 100%</td> </tr> </table>	Group practical			Practical 1 performance	3%		Practical 2 performance	3%		Practical 3 performance	3%		Practical 4 performance	3%		Practical 5 performance	3%				Total 15%	Team project			Practical 6-10 attendance	5%		Project deliverable	6%		Final report	7%				Total 18%	In-Class Tests				7%		Exam (one 3-hour closed-book exam)				60 %				Total 100%
Group practical																																																				
Practical 1 performance	3%																																																			
Practical 2 performance	3%																																																			
Practical 3 performance	3%																																																			
Practical 4 performance	3%																																																			
Practical 5 performance	3%																																																			
		Total 15%																																																		
Team project																																																				
Practical 6-10 attendance	5%																																																			
Project deliverable	6%																																																			
Final report	7%																																																			
		Total 18%																																																		
In-Class Tests																																																				
	7%																																																			
Exam (one 3-hour closed-book exam)																																																				
	60 %																																																			
		Total 100%																																																		
<p>What is required to complete the unit satisfactorily</p>	<p>Demonstrate satisfactory achievements of ALL learning outcomes.</p> <p>Satisfactory performance in ALL invigilated components.</p> <p>Satisfactory performance overall.</p>																																																			
<p>Extension requests</p>	<p>Must be supported by evidence of medical conditions or misadventure.</p>																																																			
<p>Examination conditions</p>	<p>3-hour, closed book</p>																																																			

Supplementary examination	Applications for a supplementary examination (based on medical reasons or misadventure) will only be considered if students have gained passes in the practicals, reports and presentation.
Grades and Final Mark	The grades of Credit, Distinction and High Distinction will be determined by setting “break-points” between Pass/Credit, Credit/Distinction and Distinction/High-Distinction. Linear interpolation will be used between break-points. Performance in all of the assessment components (practicals, assignments and examination) will be used to set the break-points.
Text book	None
Reference book(s)	Tocci, R. J., “Digital Systems -- Principles and Applications”, 10 th ed, Prentice Hall 2010, Chpater 13. Floyd, T. L., “Digital Fundamentals”, 10 th ed., Pearson Prentice-Hall 2009. Charles, R. H. and John, L. K., “Digital Systems Design Using VHDL”, Second edition, Thompson, 2008
Notes	Notes for the practical sessions are available online. Each student is required to preview the corresponding notes before each practical session.
Required unit materials and/or recommended readings	Required unit materials: Laboratory Notes (online) Recommended readings Floyd, Chapter 11, “Programmable Logic and Software” Tocci, Chapter 13, “Programmable Logic Device Architectures”
Link to the University’s honesty policy	www.student.mq.edu.au/plagiarism
Link to the University’s special consideration policy	www.reg.mq.edu.au/Forms/APScons.pdf
Short statement about any changes made to previous offerings of the unit	No major changes to previous offerings.

Unit Schedule

Timetable

Week	Lectures	Practicals
------	----------	------------

1	1A – Outline	
(FZ)	1B – Programmable Logic Devices 1C – Generic Array Logics (GALs)	
2	2A – Shift Register Design	Practical 1 – PLD Implementation of Shift Register Circuits
(FZ)	2B – Applications	
3	3A – Counter Design and Applications	Practical 2 – PLD Implementation of Synchronous Cascadable Counters
(FZ)	3B – Synchronous Cascadable Counters	
4	4A – Finite State Machines (FSM) and Timing control of FSM	Practical 3 – Design and Implementation of a Traffic Light Controller, and Design and Implementation of MOD-n Counters with Single-Cycle Operation
(FZ)	4B – Traffic Light Controllers	
5	5A – Boundary Scan Testing	Practical 4 – Boundary Scan Testing with Signature Analysis
(FZ)	5B – Boundary Scan Testing	
6	6A – Review of Number Systems	Practical 5 – Boundary Scan Testing with Signature Analysis
(FZ)	6B – Review of Number Systems	
7	7A – Introduction to Team Project	Practical 6 – Traffic Light Controller Design and implementation
(FZ)	7B – Introduction to Team Project	(GAL – Team Project)

Policies and Procedures

Macquarie University policies and procedures are accessible from [Policy Central](#). Students should be aware of the following policies in particular with regard to Learning and Teaching:

Academic Honesty Policy http://mq.edu.au/policy/docs/academic_honesty/policy.html

Assessment Policy <http://mq.edu.au/policy/docs/assessment/policy.html>

Grading Policy <http://mq.edu.au/policy/docs/grading/policy.html>

Grade Appeal Policy <http://mq.edu.au/policy/docs/gradeappeal/policy.html>

Grievance Management Policy http://mq.edu.au/policy/docs/grievance_management/policy.html

Disruption to Studies Policy http://www.mq.edu.au/policy/docs/disruption_studies/policy.html *The Disruption to Studies Policy is effective from March 3 2014 and replaces the Special*

Consideration Policy.

In addition, a number of other policies can be found in the [Learning and Teaching Category](#) of Policy Central.

Student Code of Conduct

Macquarie University students have a responsibility to be familiar with the Student Code of Conduct: https://students.mq.edu.au/support/student_conduct/

Results

Results shown in *iLearn*, or released directly by your Unit Convenor, are not confirmed as they are subject to final approval by the University. Once approved, final results will be sent to your student email address and will be made available in [eStudent](#). For more information visit [ask.mq.edu.au](#).

Student Support

Macquarie University provides a range of support services for students. For details, visit <http://students.mq.edu.au/support/>

Learning Skills

Learning Skills (mq.edu.au/learningskills) provides academic writing resources and study strategies to improve your marks and take control of your study.

- [Workshops](#)
- [StudyWise](#)
- [Academic Integrity Module for Students](#)
- [Ask a Learning Adviser](#)

Student Services and Support

Students with a disability are encouraged to contact the [Disability Service](#) who can provide appropriate help with any issues that arise during their studies.

Student Enquiries

For all student enquiries, visit Student Connect at ask.mq.edu.au

IT Help

For help with University computer systems and technology, visit <http://informatics.mq.edu.au/help/>.

When using the University's IT, you must adhere to the [Acceptable Use Policy](#). The policy applies to all who connect to the MQ network including students.

Graduate Capabilities

Creative and Innovative

Our graduates will also be capable of creative thinking and of creating knowledge. They will be imaginative and open to experience and capable of innovation at work and in the community. We want them to be engaged in applying their critical, creative thinking.

This graduate capability is supported by:

Learning outcomes

- Understand of applications and performance capabilities of programmable logic devices
- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Assessment tasks

- Practical 3
- Practical 4
- Practical 5
- Practical 6
- Practical 7
- Practical 8
- Practical 9
- Practicel 10

Capable of Professional and Personal Judgement and Initiative

We want our graduates to have emotional intelligence and sound interpersonal skills and to demonstrate discernment and common sense in their professional and personal judgement. They will exercise initiative as needed. They will be capable of risk assessment, and be able to handle ambiguity and complexity, enabling them to be adaptable in diverse and changing environments.

This graduate capability is supported by:

Learning outcome

- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria

Assessment tasks

- Practical 8
- Practical 9
- Practicel 10
- Final Report

Commitment to Continuous Learning

Our graduates will have enquiring minds and a literate curiosity which will lead them to pursue knowledge for its own sake. They will continue to pursue learning in their careers and as they participate in the world. They will be capable of reflecting on their experiences and relationships with others and the environment, learning from them, and growing - personally, professionally and socially.

This graduate capability is supported by:

Learning outcomes

- Understand of key concepts, such as finite state machine, as well as its implementation on programmable logic array
- Understand of applications and performance capabilities of programmable logic devices
- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Assessment tasks

- Practical 1
- Practical 2
- Practical 3
- Practical 4
- Practical 5
- Practical 8
- Practical 9
- Practicel 10

Discipline Specific Knowledge and Skills

Our graduates will take with them the intellectual development, depth and breadth of knowledge, scholarly understanding, and specific subject content in their chosen fields to make them

competent and confident in their subject or profession. They will be able to demonstrate, where relevant, professional technical competence and meet professional standards. They will be able to articulate the structure of knowledge of their discipline, be able to adapt discipline-specific knowledge to novel situations, and be able to contribute from their discipline to inter-disciplinary solutions to problems.

This graduate capability is supported by:

Learning outcomes

- Understand of key concepts, such as finite state machine, as well as its implementation on programmable logic array
- Understand of applications and performance capabilities of programmable logic devices
- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Assessment tasks

- Practical 1
- Practical 2
- Practical 3
- In-class Test 1
- Practical 4
- Practical 5
- Practical 6
- Practical 7
- In-Class Test 2
- Practical 8
- Practical 9
- Practicel 10
- Exam

Critical, Analytical and Integrative Thinking

We want our graduates to be capable of reasoning, questioning and analysing, and to integrate and synthesise learning and knowledge from a range of sources and environments; to be able to critique constraints, assumptions and limitations; to be able to think independently and systemically in relation to scholarly activity, in the workplace, and in the world. We want them to have a level of scientific and information technology literacy.

This graduate capability is supported by:

Learning outcomes

- Understand of applications and performance capabilities of programmable logic devices
- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria
- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Assessment tasks

- Practical 1
- Practical 2
- Practical 3
- In-class Test 1
- Practical 4
- Practical 5
- Practical 6
- Practical 7
- In-Class Test 2
- Practical 8
- Practical 9
- Practical 10
- Exam

Problem Solving and Research Capability

Our graduates should be capable of researching; of analysing, and interpreting and assessing data and information in various forms; of drawing connections across fields of knowledge; and they should be able to relate their knowledge to complex situations at work or in the world, in order to diagnose and solve problems. We want them to have the confidence to take the initiative in doing so, within an awareness of their own limitations.

This graduate capability is supported by:

Learning outcomes

- Understand of applications and performance capabilities of programmable logic devices
- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Ability to effectively manipulate designs of digital systems that have been implemented

on programmable logic devices, based on different criteria

- Demonstrate engagement to active learning as well as self-learning capability in a group manner

Assessment tasks

- Practical 1
- Practical 2
- Practical 3
- Practical 4
- Practical 5
- Practical 6
- Practical 7
- Practical 8
- Practical 9
- Practicel 10
- Exam

Effective Communication

We want to develop in our students the ability to communicate and convey their views in forms effective with different audiences. We want our graduates to take with them the capability to read, listen, question, gather and evaluate information resources in a variety of formats, assess, write clearly, speak effectively, and to use visual communication and communication technologies as appropriate.

This graduate capability is supported by:

Learning outcomes

- Understand of applications and performance capabilities of programmable logic devices
- Ability to apply logic design procedures to programmable logic devices, such as implementing finite state machines
- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria

Assessment tasks

- Practical 8
- Practical 9
- Practicel 10
- Final Report

Engaged and Ethical Local and Global citizens

As local citizens our graduates will be aware of indigenous perspectives and of the nation's historical context. They will be engaged with the challenges of contemporary society and with knowledge and ideas. We want our graduates to have respect for diversity, to be open-minded, sensitive to others and inclusive, and to be open to other cultures and perspectives: they should have a level of cultural literacy. Our graduates should be aware of disadvantage and social justice, and be willing to participate to help create a wiser and better society.

This graduate capability is supported by:

Learning outcome

- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria

Assessment tasks

- Practical 5
- Practical 6
- Practical 7
- Practical 8
- Practical 9
- Practicel 10
- Final Report

Socially and Environmentally Active and Responsible

We want our graduates to be aware of and have respect for self and others; to be able to work with others as a leader and a team player; to have a sense of connectedness with others and country; and to have a sense of mutual obligation. Our graduates should be informed and active participants in moving society towards sustainability.

This graduate capability is supported by:

Learning outcome

- Ability to effectively manipulate designs of digital systems that have been implemented on programmable logic devices, based on different criteria

Assessment tasks

- Practical 5
- Practical 6
- Practical 7
- Practical 8
- Practical 9

- Practicel 10
- Final Report