

# ELEC446

# **Advanced Computer Engineering**

S1 Day 2017

Dept of Engineering

### Contents

General Information	2
Ochera mornaton	_
Learning Outcomes	2
Assessment Tasks	3
Delivery and Resources	6
Policies and Procedures	6
Graduate Capabilities	8

#### Disclaimer

Macquarie University has taken all reasonable measures to ensure the information in this publication is accurate and up-to-date. However, the information may change or become out-dated as a result of change in University policies, procedures or rules. The University reserves the right to make changes to any information in this publication without notice. Users of this publication are advised to check the website version of this publication [or the relevant faculty or department] before acting on any information in this publication.

#### **General Information**

Unit convenor and teaching staff

Course Convener and Lecturer in Charge

Ediz Cetin

ediz.cetin@mq.edu.au

Head Tutor

MD Selim Hossain

md.selim.hossain@mq.edu.au

Credit points

3

Prerequisites

(60cp at 100 level or above) including (ELEC342(P) and ELEC343)

Corequisites

Co-badged status

ELEC646

#### Unit description

This unit integrates prior learning in a specialist area of engineering with problem-solving, emerging technology and aspects of engineering application, technical reporting and self-management to prepare students to work in a professional capacity. The unit aims to address the application of fundamental principles and methods at an advanced level in the context of standards and practices, modeling, analysis, design and practical implementation. The unit also develops skills in the critical evaluation of information, software and sources of error, and experimental methods. Learning will be achieved using case studies, laboratories, presentations, group work and traditional lecture format. The specific topics will focus on current advances in the area such as FPGA design, digital microelectronics, digital arithmetic, and software CAD tools.

# Important Academic Dates

Information about important academic dates including deadlines for withdrawing from units are available at <a href="https://www.mq.edu.au/study/calendar-of-dates">https://www.mq.edu.au/study/calendar-of-dates</a>

# **Learning Outcomes**

On successful completion of this unit, you will be able to:

Understand the characteristics of CMOS technology and the process of CMOS

fabrication to a sufficient level to appreciate the implications of layout and technology on circuit behavior.

Understand the effect of parasitics and loading on CMOS circuit performance.

Be able to design leaf cells for standard-cell and full-custom projects.

Be able to estimate complementary CMOS circuit performance, size and noise margin.

Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.

Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

### **Assessment Tasks**

Name	Weighting	Hurdle	Due
Schematics in ASIC Design	8%	No	Week 2 and 3
Layouts in ASIC Design	8%	No	Week 4 and 5
HSPICE	8%	No	Week 6 and 7
Full Adder	8%	No	Week 9 and 10
Ripple Carry Adder	8%	No	Week 11 and 12
ASIC Design Report	10%	No	Week 13
Exam	50%	No	exam date

# Schematics in ASIC Design

Due: Week 2 and 3 Weighting: 8%

Design and test a schematic circuit for a logic gate. Complete and test a schematic circuit for a module in a larger system.

On successful completion you will be able to:

 Understand the characteristics of CMOS technology and the process of CMOS fabrication to a sufficient level to appreciate the implications of layout and technology on circuit behavior.

# Layouts in ASIC Design

Due: Week 4 and 5

Weighting: 8%

Design and test the layout for the logic gate that was assigned to you in Practical 1. Complete and test the layout for a module in a larger system.

On successful completion you will be able to:

- Understand the characteristics of CMOS technology and the process of CMOS fabrication to a sufficient level to appreciate the implications of layout and technology on circuit behavior.
- Understand the effect of parasitics and loading on CMOS circuit performance.
- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.

#### **HSPICE**

Due: Week 6 and 7 Weighting: 8%

Perform HSPICE simulations of logic circuits.

On successful completion you will be able to:

- Understand the effect of parasitics and loading on CMOS circuit performance.
- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.

#### Full Adder

Due: Week 9 and 10

Weighting: 8%

Design and test the schematic and layout circuit for a Full Adder (FA). We will use Electric for the design and HSPICE to measure the different characteristics of the circuit.

On successful completion you will be able to:

- Understand the effect of parasitics and loading on CMOS circuit performance.
- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

### Ripple Carry Adder

Due: Week 11 and 12

Weighting: 8%

Design and test the schematic and layout circuit for a 4-bit Ripple Carry Adder (RCA). The FA cell designed in Practical 4 will be used to construct the RCA. We will use Electric for the design of the circuit and HSPICE to measure the different characteristics of the circuit.

On successful completion you will be able to:

- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

## ASIC Design Report

Due: Week 13 Weighting: 10%

Report on each student's customized adder design.

On successful completion you will be able to:

- Understand the characteristics of CMOS technology and the process of CMOS fabrication to a sufficient level to appreciate the implications of layout and technology on circuit behavior.
- Understand the effect of parasitics and loading on CMOS circuit performance.
- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

#### Exam

Due: **exam date** Weighting: **50%** 

2 hour closed book exam.

On successful completion you will be able to:

- Understand the characteristics of CMOS technology and the process of CMOS fabrication to a sufficient level to appreciate the implications of layout and technology on circuit behavior.
- Understand the effect of parasitics and loading on CMOS circuit performance.
- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

# **Delivery and Resources**

Textbook: Neil Weste and David Harris, "CMOS VLSI Design", Addison Wesley, 3<sup>rd</sup> edition (2004), or 4<sup>th</sup> edition, 2011.

Notes for the "practical" sessions will be handed out in each session.

#### **Policies and Procedures**

Macquarie University policies and procedures are accessible from <u>Policy Central</u>. Students should be aware of the following policies in particular with regard to Learning and Teaching:

Academic Honesty Policy http://mq.edu.au/policy/docs/academic\_honesty/policy.html

Assessment Policy http://mq.edu.au/policy/docs/assessment/policy\_2016.html

Grade Appeal Policy http://mq.edu.au/policy/docs/gradeappeal/policy.html

Complaint Management Procedure for Students and Members of the Public <a href="http://www.mq.edu.a">http://www.mq.edu.a</a> u/policy/docs/complaint\_management/procedure.html

Disruption to Studies Policy (in effect until Dec 4th, 2017): <a href="http://www.mq.edu.au/policy/docs/disruption\_studies/policy.html">http://www.mq.edu.au/policy/docs/disruption\_studies/policy.html</a>

Special Consideration Policy (in effect from Dec 4th, 2017): <a href="https://staff.mq.edu.au/work/strategy-planning-and-governance/university-policies-and-procedures/policies/special-consideration">https://staff.mq.edu.au/work/strategy-planning-and-governance/university-policies-and-procedures/policies/special-consideration</a>

In addition, a number of other policies can be found in the <u>Learning and Teaching Category</u> of Policy Central.

#### **Student Code of Conduct**

Macquarie University students have a responsibility to be familiar with the Student Code of Conduct: https://students.mg.edu.au/support/student conduct/

#### Results

Results shown in *iLearn*, or released directly by your Unit Convenor, are not confirmed as they are subject to final approval by the University. Once approved, final results will be sent to your student email address and will be made available in <a href="extraction-color: blue} eStudent</a>. For more information visit <a href="extraction-color: blue} ask.m</a> <a href="equation-color: blue} estudent</a>.

No extensions will be granted. Late tasks will be accepted up to 72\* hours after the submission deadline. There will be a deduction of 20%\* of the total available marks made from the total awarded mark for each 24 hour period or part thereof that the submission is late (for example, 25 hours late in submission – 40% penalty). This penalty does not apply for cases in which an application for special consideration is made and approved.

### Student Support

Macquarie University provides a range of support services for students. For details, visit <a href="http://students.mg.edu.au/support/">http://students.mg.edu.au/support/</a>

### **Learning Skills**

Learning Skills (mq.edu.au/learningskills) provides academic writing resources and study strategies to improve your marks and take control of your study.

- Workshops
- StudyWise
- Academic Integrity Module for Students
- Ask a Learning Adviser

## Student Services and Support

Students with a disability are encouraged to contact the <u>Disability Service</u> who can provide appropriate help with any issues that arise during their studies.

### Student Enquiries

For all student enquiries, visit Student Connect at ask.mq.edu.au

### IT Help

For help with University computer systems and technology, visit <a href="http://www.mq.edu.au/about\_us/">http://www.mq.edu.au/about\_us/</a> offices\_and\_units/information\_technology/help/.

When using the University's IT, you must adhere to the <u>Acceptable Use of IT Resources Policy</u>. The policy applies to all who connect to the MQ network including students.

## **Graduate Capabilities**

#### Creative and Innovative

Our graduates will also be capable of creative thinking and of creating knowledge. They will be imaginative and open to experience and capable of innovation at work and in the community. We want them to be engaged in applying their critical, creative thinking.

This graduate capability is supported by:

#### Learning outcomes

- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

#### Assessment tasks

- · Full Adder
- · Ripple Carry Adder
- Exam

### Capable of Professional and Personal Judgement and Initiative

We want our graduates to have emotional intelligence and sound interpersonal skills and to demonstrate discernment and common sense in their professional and personal judgement. They will exercise initiative as needed. They will be capable of risk assessment, and be able to handle ambiguity and complexity, enabling them to be adaptable in diverse and changing environments.

This graduate capability is supported by:

### Learning outcomes

- · Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.

#### Assessment tasks

- HSPICE
- Ripple Carry Adder
- · ASIC Design Report
- Exam

### Commitment to Continuous Learning

Our graduates will have enquiring minds and a literate curiosity which will lead them to pursue knowledge for its own sake. They will continue to pursue learning in their careers and as they participate in the world. They will be capable of reflecting on their experiences and relationships with others and the environment, learning from them, and growing - personally, professionally and socially.

This graduate capability is supported by:

### Learning outcomes

- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

#### Assessment tasks

- HSPICE
- · Ripple Carry Adder
- · ASIC Design Report

### Discipline Specific Knowledge and Skills

Our graduates will take with them the intellectual development, depth and breadth of knowledge, scholarly understanding, and specific subject content in their chosen fields to make them competent and confident in their subject or profession. They will be able to demonstrate, where relevant, professional technical competence and meet professional standards. They will be able to articulate the structure of knowledge of their discipline, be able to adapt discipline-specific knowledge to novel situations, and be able to contribute from their discipline to inter-disciplinary solutions to problems.

This graduate capability is supported by:

### Learning outcomes

- Understand the characteristics of CMOS technology and the process of CMOS fabrication to a sufficient level to appreciate the implications of layout and technology on circuit behavior.
- Understand the effect of parasitics and loading on CMOS circuit performance.
- Be able to design leaf cells for standard-cell and full-custom projects.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

#### Assessment tasks

- · Schematics in ASIC Design
- Layouts in ASIC Design
- HSPICE
- · ASIC Design Report
- Exam

### Critical, Analytical and Integrative Thinking

We want our graduates to be capable of reasoning, questioning and analysing, and to integrate and synthesise learning and knowledge from a range of sources and environments; to be able to critique constraints, assumptions and limitations; to be able to think independently and systemically in relation to scholarly activity, in the workplace, and in the world. We want them to have a level of scientific and information technology literacy.

This graduate capability is supported by:

#### Learning outcomes

- Understand the characteristics of CMOS technology and the process of CMOS fabrication to a sufficient level to appreciate the implications of layout and technology on circuit behavior.
- Understand the effect of parasitics and loading on CMOS circuit performance.
- Be able to design leaf cells for standard-cell and full-custom projects.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

#### Assessment tasks

- Schematics in ASIC Design
- Layouts in ASIC Design
- HSPICE
- ASIC Design Report
- Exam

### **Problem Solving and Research Capability**

Our graduates should be capable of researching; of analysing, and interpreting and assessing data and information in various forms; of drawing connections across fields of knowledge; and they should be able to relate their knowledge to complex situations at work or in the world, in order to diagnose and solve problems. We want them to have the confidence to take the initiative in doing so, within an awareness of their own limitations.

This graduate capability is supported by:

#### Learning outcomes

- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.
- Understand fundamental microelectronic datapath design, including variations of adders and multipliers.

#### Assessment tasks

- HSPICE
- Full Adder
- · Ripple Carry Adder
- Exam

### **Effective Communication**

We want to develop in our students the ability to communicate and convey their views in forms effective with different audiences. We want our graduates to take with them the capability to read, listen, question, gather and evaluate information resources in a variety of formats, assess, write clearly, speak effectively, and to use visual communication and communication technologies as appropriate.

This graduate capability is supported by:

### Learning outcomes

- Be able to design leaf cells for standard-cell and full-custom projects.
- Be able to estimate complementary CMOS circuit performance, size and noise margin.
- Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.

#### Assessment tasks

- Full Adder
- · Ripple Carry Adder
- · ASIC Design Report
- Exam

# Engaged and Ethical Local and Global citizens

As local citizens our graduates will be aware of indigenous perspectives and of the nation's historical context. They will be engaged with the challenges of contemporary society and with knowledge and ideas. We want our graduates to have respect for diversity, to be open-minded, sensitive to others and inclusive, and to be open to other cultures and perspectives: they should

have a level of cultural literacy. Our graduates should be aware of disadvantage and social justice, and be willing to participate to help create a wiser and better society.

This graduate capability is supported by:

### Learning outcome

 Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.

#### **Assessment task**

ASIC Design Report

## Socially and Environmentally Active and Responsible

We want our graduates to be aware of and have respect for self and others; to be able to work with others as a leader and a team player; to have a sense of connectedness with others and country; and to have a sense of mutual obligation. Our graduates should be informed and active participants in moving society towards sustainability.

This graduate capability is supported by:

### Learning outcome

 Understand the importance of system level considerations such as floor planning, power dissipation, clock skew and micro-architecture to system performance.

#### Assessment task

· ASIC Design Report