ELEC4250
System on Chip Design
Session 2, In person-scheduled-weekday, North Ryde 2023
School of Engineering

Contents

General Information .................................................. 2
Learning Outcomes .................................................... 2
General Assessment Information ................................. 3
Assessment Tasks ..................................................... 4
Delivery and Resources ............................................. 6
Unit Schedule .......................................................... 6
Policies and Procedures ............................................. 6
Changes from Previous Offering ................................. 8
Engineers Australia Competency Mapping ................. 8

Disclaimer
Macquarie University has taken all reasonable measures to ensure the information in this publication is accurate and up-to-date. However, the information may change or become out-dated as a result of change in University policies, procedures or rules. The University reserves the right to make changes to any information in this publication without notice. Users of this publication are advised to check the website version of this publication [or the relevant faculty or department] before acting on any information in this publication.
General Information

Unit convenor and teaching staff
Unit Convenor
Alan Kan
alan.kan@mq.edu.au
Contact via Private message on iLearn
Level 1, 50 Waterloo Road
Wed 9-10 am, Confirm location via Private message

Credit points
10

Prerequisites
ELEC3042 or ELEC342 or Admission to MEngElecEng

Corequisites

Co-badged status

Unit description
This unit aims to provide an understanding of the concepts, architectures, design tools and methods for developing System-on-Chip (SoC) solutions. The unit culminates in a project where students develop a SoC solution from high-level functional specifications through to design, implementation and testing on real hardware using industry standard hardware description and software programming languages and tools.

Important Academic Dates
Information about important academic dates including deadlines for withdrawing from units are available at https://www.mq.edu.au/study/calendar-of-dates

Learning Outcomes
On successful completion of this unit, you will be able to:

UL01: Articulate a mature knowledge of what a System-on-Chip system is, and its constituent components.
UL02: Investigate, document, and convey issues in hardware/software interface design.
UL03: Work within the constraints imposed by the availability of resources on the System-on-Chip platform to produce designs that meet user requirements.
UL04: Design and test System-on-Chip solutions on real hardware using standard
hardware description and software programming languages.

**ULO5:** Prepare design documents and reports and communicate and explain design decisions.

## General Assessment Information

### Grading and passing requirement for unit

There are three quizzes, one assignment and one design project for this unit. Quizzes will be conducted on iLearn. Assessment of the assignment is through a written report and code. Assessment of the project is through a written report, code, and oral defense. They will be due according to the given schedule.

In order to pass this unit a student must obtain a mark of 50 or more for the unit (i.e. obtain a passing grade P/ CR/ D/ HD) and pass the hurdle requirements.

For further details about grading, please refer below in the policies and procedures section.

### Hurdle Requirements

The assignment is a hurdle. A grade of 50% or more in the assignment is required as a condition of passing this unit. If you do not pass the hurdle requirement on the first attempt, detailed feedback will be provided along with a second attempt. You must address the feedback provided sufficiently in your second attempt of the assignment. The second attempt at the hurdle assessment is graded as pass/fail. **The maximum grade for a second attempt is the hurdle threshold grade.**

### Late submissions and Resubmissions

Resubmission of work is not allowed.

Unless a Special Consideration request has been submitted and approved, a 5% penalty (of the total possible mark of the task) will be applied for each day a written report or presentation assessment is not submitted, up until the 7th day (including weekends). After the 7th day, a grade of '0' will be awarded even if the assessment is submitted. The submission time for all uploaded assessments is 11:55 pm. A 1-hour grace period will be provided to students who experience a technical concern.

For any late submission of time-sensitive tasks, such as scheduled tests/exams, performance assessments/presentations, and/or scheduled practical assessments/labs, please apply for Special Consideration.

Detailed list of assessments where late submissions **WILL** be accepted but standard late penalties will apply: Assignment Report and Code, Project Report

Detailed list of assessments where late submissions **WILL NOT** be accepted unless Special Consideration is granted: Quizzes, Project Defense

### Special Consideration

The Special Consideration Policy aims to support students who have been impacted by short-term circumstances or events that are serious, unavoidable and significantly disruptive, and
which may affect their performance in assessment. If you experience circumstances or events that affect your ability to complete the assessments in this unit on time, please inform the convenor and submit a Special Consideration request through ask.mq.edu.au.

### Assessment Tasks

<table>
<thead>
<tr>
<th>Name</th>
<th>Weighting</th>
<th>Hurdle</th>
<th>Due</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quizzes</td>
<td>30%</td>
<td>No</td>
<td>Week 4, 6, 10</td>
</tr>
<tr>
<td>Assignment</td>
<td>25%</td>
<td>Yes</td>
<td>Week 7</td>
</tr>
<tr>
<td>Project Implementation and Report</td>
<td>20%</td>
<td>No</td>
<td>Week 12</td>
</tr>
<tr>
<td>Project Defense</td>
<td>25%</td>
<td>No</td>
<td>Week 13</td>
</tr>
</tbody>
</table>

**Quizzes**

Assessment Type 1: Quiz/Test
Indicative Time on Task 2: 15 hours
Due: **Week 4, 6, 10**
Weighting: **30%**

Quizzes during session

On successful completion you will be able to:
- Articulate a mature knowledge of what a System-on-Chip system is, and its constituent components.

**Assignment**

Assessment Type 1: Report
Indicative Time on Task 2: 20 hours
Due: **Week 7**
Weighting: **25%**

*This is a hurdle assessment task (see assessment policy for more information on hurdle assessment tasks)*

Students will implement and report on their design of a hardware module

On successful completion you will be able to:
- Articulate a mature knowledge of what a System-on-Chip system is, and its constituent components.
components.

- Investigate, document, and convey issues in hardware/software interface design.
- Work within the constraints imposed by the availability of resources on the System-on-Chip platform to produce designs that meet user requirements.
- Design and test System-on-Chip solutions on real hardware using standard hardware description and software programming languages.
- Prepare design documents and reports and communicate and explain design decisions.

Project Implementation and Report

Assessment Type 1: Design Task
Indicative Time on Task 2: 45 hours
Due: Week 12
Weighting: 20%

Project Implementation and Report (2000-word equivalent)

On successful completion you will be able to:
- Investigate, document, and convey issues in hardware/software interface design.
- Work within the constraints imposed by the availability of resources on the System-on-Chip platform to produce designs that meet user requirements.
- Prepare design documents and reports and communicate and explain design decisions.

Project Defense

Assessment Type 1: Viva/oral examination
Indicative Time on Task 2: 5 hours
Due: Week 13
Weighting: 25%

Project Defense

On successful completion you will be able to:
- Articulate a mature knowledge of what a System-on-Chip system is, and its constituent components.
- Investigate, document, and convey issues in hardware/software interface design.
- Work within the constraints imposed by the availability of resources on the System-on-Chip platform to produce designs that meet user requirements.
Chip platform to produce designs that meet user requirements.

- Design and test System-on-Chip solutions on real hardware using standard hardware description and software programming languages.
- Prepare design documents and reports and communicate and explain design decisions.

1 If you need help with your assignment, please contact:
   
   - the academic teaching staff in your unit for guidance in understanding or completing this type of assessment
   - the Writing Centre for academic skills support.

2 Indicative time-on-task is an estimate of the time required for completion of the assessment task and is subject to individual variation

**Delivery and Resources**

This unit consists of a 2-hour lecture and 3-hour practical session each week on campus. Students are expected to attend both, and complete the necessary pre-work prior to attending the lecture.

You will be using the Xilinx Vivado HL Design Edition to program a Zynq Ultrascale+ MPSoC (on an Ultra96 development board) for your practicals and assessments. The Vivado design tools will be available on the computers in the lab but you should also install it onto your own laptop so that you can work on the assignment and project at home. You will need access to a Windows laptop with at least 8 GB RAM and ~41 GB of free hard drive space.

Access to the Ultra96 development board will only be available during the weekly practical. Hence, it is important to attend all practicals to ensure you have sufficient time to complete the practicals and assessments. While some practical weeks are dedicated to working on the project, students must also spend sufficient time outside of class in order to complete the project.

There is no textbook for this unit. Additional reading and learning resources will be provided through the unit's iLearn page.

**Unit Schedule**

This unit covers high level synthesis, hardware/software partitioning, Zynq Ultrascale+ MPSoC Architecture, and PYNQ. The unit uses both C and Python languages. Hence, students are expected to be able to write a computer program prior to attempting this unit. They should also have a basic understanding of computing architecture.

**Policies and Procedures**

Macquarie University policies and procedures are accessible from Policy Central (https://policies.mq.edu.au). Students should be aware of the following policies in particular with regard to Learning and Teaching:
Students seeking more policy resources can visit Student Policies. It is your one-stop-shop for the key policies you need to know about throughout your undergraduate student journey.

To find other policies relating to Teaching and Learning, visit Policy Central and use the search tool.

**Student Code of Conduct**

Macquarie University students have a responsibility to be familiar with the Student Code of Conduct: [https://students.mq.edu.au/admin/other-resources/student-conduct](https://students.mq.edu.au/admin/other-resources/student-conduct)

**Results**

Results published on platform other than eStudent, (eg. iLearn, Coursera etc.) or released directly by your Unit Convenor, are not confirmed as they are subject to final approval by the University. Once approved, final results will be sent to your student email address and will be made available in eStudent. For more information visit ask.mq.edu.au or if you are a Global MBA student contact globalmba.support@mq.edu.au

**Academic Integrity**

At Macquarie, we believe academic integrity – honesty, respect, trust, responsibility, fairness and courage – is at the core of learning, teaching and research. We recognise that meeting the expectations required to complete your assessments can be challenging. So, we offer you a range of resources and services to help you reach your potential, including free online writing and maths support, academic skills development and wellbeing consultations.

**Student Support**

Macquarie University provides a range of support services for students. For details, visit [http://students.mq.edu.au/support/](http://students.mq.edu.au/support/)

**The Writing Centre**

The Writing Centre provides resources to develop your English language proficiency, academic writing, and communication skills.

- **Workshops**
- **Chat with a WriteWISE peer writing leader**
The assignment has been changed to a hurdle assessment to ensure a student has attained a minimum level of competency for the unit before the last day to withdraw without academic penalty.

**Engineers Australia Competency Mapping**

<table>
<thead>
<tr>
<th>EA Competency Standard</th>
<th>Unit Learning Outcomes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

https://unitguides.mq.edu.au/unit_offerings/156889/unit_guide/print
<table>
<thead>
<tr>
<th>Knowledge and Skill Base</th>
<th>1.1 Comprehensive, theory-based understanding of the underpinning fundamentals applicable to the engineering discipline.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1.2 Conceptual understanding of underpinning maths, analysis, statistics, computing.</td>
</tr>
<tr>
<td></td>
<td>1.3 In-depth understanding of specialist bodies of knowledge</td>
</tr>
<tr>
<td></td>
<td>1.4 Discernment of knowledge development and research directions</td>
</tr>
<tr>
<td></td>
<td>1.5 Knowledge of engineering design practice</td>
</tr>
<tr>
<td></td>
<td>1.6 Understanding of scope, principles, norms, accountabilities of sustainable engineering practice.</td>
</tr>
<tr>
<td>Engineering Application Ability</td>
<td>2.1 Application of established engineering methods to complex problem solving</td>
</tr>
<tr>
<td></td>
<td>2.2 Fluent application of engineering techniques, tools and resources.</td>
</tr>
<tr>
<td></td>
<td>2.3 Application of systematic engineering synthesis and design processes.</td>
</tr>
<tr>
<td></td>
<td>2.4 Application of systematic approaches to the conduct and management of engineering projects.</td>
</tr>
<tr>
<td>Professional and Personal Attributes</td>
<td>3.1 Ethical conduct and professional accountability.</td>
</tr>
<tr>
<td></td>
<td>3.2 Effective oral and written communication in professional and lay domains.</td>
</tr>
<tr>
<td></td>
<td>3.3 Creative, innovative and pro-active demeanour.</td>
</tr>
<tr>
<td></td>
<td>3.4 Professional use and management of information.</td>
</tr>
<tr>
<td></td>
<td>3.5 Orderly management of self, and professional conduct.</td>
</tr>
<tr>
<td></td>
<td>3.6 Effective team membership and team leadership.</td>
</tr>
</tbody>
</table>