



ELEC2042

Digital Circuits and Systems

Session 2, In person-scheduled-weekday, North Ryde 2026

School of Engineering

Contents

<u>General Information</u>	2
<u>Learning Outcomes</u>	3
<u>General Assessment Information</u>	3
<u>Assessment Tasks</u>	4
<u>Delivery and Resources</u>	6
<u>Policies and Procedures</u>	7
<u>Changes from Previous Offering</u>	8
<u>Engineers Australia Competency Mapping</u>	9

Disclaimer

Macquarie University has taken all reasonable measures to ensure the information in this publication is accurate and up-to-date. However, the information may change or become out-dated as a result of change in University policies, procedures or rules. The University reserves the right to make changes to any information in this publication without notice. Users of this publication are advised to check the website version of this publication [or the relevant faculty or department] before acting on any information in this publication.

General Information

Unit convenor and teaching staff

Unit Convenor

Hazer Inaltekin

hazer.inaltekin@mq.edu.au

Contact via 02 7242 0214

9 WW, Room 2111

Appointment via email

Tutor

Meer Shadman Saeed

meershadman.saeed@mq.edu.au

9WW

Appointment via email

Credit points

10

Prerequisites

COMP1000

Corequisites

Co-badged status

Unit description

This unit aims to provide students with an understanding of, and fluency in, combinational and sequential logic design techniques commonly used in the design of large-scale digital systems, as well as exposure to hardware description languages. Students will apply this knowledge to the design and implementation of digital circuits and systems at the gate level, and also program field programmable gate arrays.

Learning in this unit enhances student understanding of global challenges identified by the United Nations Sustainable Development Goals ([UNSDGs](#)) Industry, Innovation and Infrastructure

Important Academic Dates

Information about important academic dates including deadlines for withdrawing from units are available at <https://www.mq.edu.au/study/calendar-of-dates>

Learning Outcomes

On successful completion of this unit, you will be able to:

ULO1: Demonstrate an understanding of different number systems used in digital systems and be able to convert between them.

ULO2: Design fast and efficient logic circuits by applying standard minimisation techniques.

ULO3: Relate state-diagrams, truth tables, wave forms and logic equations as different representations of the same synchronous sequential machine.

ULO4: Describe and document digital logic circuits and systems using industry-standard languages and tools

ULO5: Implement digital logic circuits and systems in hardware

General Assessment Information

Grading and passing requirement for unit

The assessment tasks are a final exam, a unit project, and a workshop report. The unit project will be assessed based on a written report and a software-based circuit model.

In order to pass this unit a student must obtain a mark of 50 or more for the unit (i.e. obtain a passing grade P/ CR/ D/ HD).

For further details about grading, please refer below in the policies and procedures section.

Late submissions and Resubmissions

Resubmission of work is not allowed.

Unless a Special Consideration request has been submitted and approved, a 5% penalty (of the total possible mark of the task) will be applied for each day a written report or presentation assessment is not submitted, up until the 7th day (including weekends). After the 7th day, a grade of '0' will be awarded even if the assessment is submitted. The submission time for all uploaded assessments is 11:59pm. A 1-hour grace period will be provided to students who experience a technical concern.

For any late submission of time-sensitive tasks, such as scheduled reports and simulation files, please apply for Special Consideration.

Detailed list of assessments where late submissions WILL be accepted but standard late penalties will apply: Unit Design Implementation Project and Digital Design Workshop Report.

Detailed list of assessments where late submissions WILL NOT be accepted unless Special Consideration is granted: Final Exam.

Special Consideration

The Special Consideration Policy aims to support students who have been impacted by short-

term circumstances or events that are serious, unavoidable and significantly disruptive, and which may affect their performance in assessment. If you experience circumstances or events that affect your ability to complete the assessments in this unit on time, please inform the convenor and submit a Special Consideration request through ask.mq.edu.au.

Short Extensions

Students are allowed to request an extra 3 calendar days to complete eligible assessments. Eligible assignments in this unit are Design Implementation Project and Digital Design Workshop Report.

Release Dates

Results for the **Design Implementation Project** will be released **by 9 October 2026**. Results for the **Digital Design Workshop Report** will be released **by 13 November 2026**. Results for the **Final Examination** will be released in accordance with the University's official examination results publication schedule.

Assessment Tasks

Name	Weighting	Hurdle	Due	Groupwork/Individual	Short Extension	AI Approach
Design Implementation Project	30%	No	14/09/2026	Individual	Yes	Open
Digital Design Workshop Report	30%	No	26/10/2026	Individual	Yes	Open
Final Exam	40%	No	Scheduled S2 Exam Period	Individual	No	Observed

Design Implementation Project

Assessment Type ¹: Experiential task

Indicative Time on Task ²: 30 hours

Due: **14/09/2026**

Weighting: **30%**

Groupwork/Individual: Individual

Short extension ³: Yes

AI Approach: Open

This is the mid-semester design assignment. You will take the knowledge about digital circuits presented so far and design a circuit to perform a given task.

On successful completion you will be able to:

- Demonstrate an understanding of different number systems used in digital systems and

be able to convert between them.

- Design fast and efficient logic circuits by applying standard minimisation techniques.

Digital Design Workshop Report

Assessment Type ¹: Practice-based task

Indicative Time on Task ²: 12 hours

Due: **26/10/2026**

Weighting: **30%**

Groupwork/Individual: Individual

Short extension ³: Yes

AI Approach: Open

Students will complete a series of design-focused practical tasks throughout the session. To support their learning, preparatory materials will be provided ahead of each practical session. Students will submit a workshop report for assessment at the end of the session.

On successful completion you will be able to:

- Demonstrate an understanding of different number systems used in digital systems and be able to convert between them.
- Design fast and efficient logic circuits by applying standard minimisation techniques.
- Relate state-diagrams, truth tables, wave forms and logic equations as different representations of the same synchronous sequential machine.
- Describe and document digital logic circuits and systems using industry-standard languages and tools
- Implement digital logic circuits and systems in hardware

Final Exam

Assessment Type ¹: Examination

Indicative Time on Task ²: 20 hours

Due: **Scheduled S2 Exam Period**

Weighting: **40%**

Groupwork/Individual: Individual

Short extension ³: No

AI Approach: Observed

You will undertake a final examination during the formal examination period.

On successful completion you will be able to:

- Demonstrate an understanding of different number systems used in digital systems and be able to convert between them.
- Design fast and efficient logic circuits by applying standard minimisation techniques.

- Relate state-diagrams, truth tables, wave forms and logic equations as different representations of the same synchronous sequential machine.
- Describe and document digital logic circuits and systems using industry-standard languages and tools

¹ If you need help with your assignment, please contact:

- the academic teaching staff in your unit for guidance in understanding or completing this type of assessment
- [Academic Success](#) for academic skills support.

² Indicative time-on-task is an estimate of the time required for completion of the assessment task and is subject to individual variation.

³ An automatic short extension is available for some assessments. Apply through the [Service Connect Portal](#).

Delivery and Resources

Unit Delivery

Each week students are expected to attend a 2-hour lecture and a 3-hour practical session on campus. The students will be provided with lecture slides each week in iLearn. Practical sheets and projects will also be posted to iLearn. There may be pre-work that needs to be completed before each practical session, which may include watching videos and completing exercises.

This is a hands-on unit, centred around digital logic circuits. We will be using physical trainer boards to build digital circuits and experiment with those circuits, along with building full digital systems using simulation software tools. All students are expected to attend their practical session on campus to access the hardware.

Week1 Classes

On-campus activities commence in week 1. if you are unable to return to campus for the start of session, contact the unit convenor immediately. There will be **no workshops in week 1**.

Textbook

The following textbooks will be used:

- *Digital Design and Computer Architecture (MIPS Version)*, 2nd Edition by D. M. Harris and S. L. Harris
- *Digital Design with an Introduction to the Verilog HDL, VHDL and System Verilog*, 6th Edition by M. M. R. Mano and M. D. Ciletti

Both books are available free of charge to students through the library.

Policies and Procedures

Macquarie University policies and procedures are accessible from [Policy Central \(https://policies.mq.edu.au\)](https://policies.mq.edu.au). Students should be aware of the following policies in particular with regard to Learning and Teaching:

- [Academic Appeals Policy](#)
- [Academic Integrity Policy](#)
- [Academic Progression Policy](#)
- [Assessment Policy](#)
- [Fitness to Practice Procedure](#)
- [Assessment Procedure](#)
- [Complaints Resolution Procedure for Students and Members of the Public](#)
- [Special Consideration Policy](#)

Students seeking more policy resources can visit [Student Policies \(https://students.mq.edu.au/support/study/policies\)](https://students.mq.edu.au/support/study/policies). It is your one-stop-shop for the key policies you need to know about throughout your undergraduate student journey.

To find other policies relating to Teaching and Learning, visit [Policy Central \(https://policies.mq.edu.au\)](https://policies.mq.edu.au) and use the [search tool](#).

Student Code of Conduct

Macquarie University students have a responsibility to be familiar with the Student Code of Conduct: <https://students.mq.edu.au/admin/other-resources/student-conduct>

Results

Results published on platform other than [eStudent](#), (eg. iLearn, Coursera etc.) or released directly by your Unit Convenor, are not confirmed as they are subject to final approval by the University. Once approved, final results will be sent to your student email address and will be made available in [eStudent](#). For more information visit connect.mq.edu.au or if you are a Global MBA student contact globalmba.support@mq.edu.au

Academic Integrity

At Macquarie, we believe [academic integrity](#) – honesty, respect, trust, responsibility, fairness and courage – is at the core of learning, teaching and research. We recognise that meeting the expectations required to complete your assessments can be challenging. So, we offer you a range of resources and services to help you reach your potential, including free [online writing and maths support](#), [academic skills development](#) and [wellbeing consultations](#).

Student Support

Macquarie University provides a range of support services for students. For details, visit <http://students.mq.edu.au/support/>

Academic Success

[Academic Success](#) provides resources to develop your English language proficiency, academic writing, and communication skills.

- [Ask a Study Coach](#)
- [Access StudyWISE](#)
- [Upload an assignment to Studiosity](#)
- [Complete the Academic Integrity Module](#)

The Library provides online and face to face support to help you find and use relevant information resources.

- [Subject and Research Guides](#)
- [Ask a Librarian](#)

Student Services and Support

Macquarie University offers a range of [Student Support Services](#) including:

- [IT Support](#)
- [Accessibility and disability support](#) with study
- Mental health [support](#)
- [Safety support](#) to respond to bullying, harassment, sexual harassment and sexual assault
- [Social support including information about finances, tenancy and legal issues](#)
- [Student Advocacy](#) provides independent advice on MQ policies, procedures, and processes

Student Enquiries

Got a question? Ask us via the [Service Connect Portal](#), or contact [Service Connect](#).

IT Help

For help with University computer systems and technology, visit <https://students.mq.edu.au/support/technology/service-desk>.

When using the University's IT, you must adhere to the [Acceptable Use of IT Resources Policy](#). The policy applies to all who connect to the MQ network including students.

Changes from Previous Offering

Student feedback from the previous offering of this unit was positive overall, with students pleased with the clarity around assessment requirements and the level of support from teaching staff. As such, no change to the delivery of the unit is planned, however we will continue to strive to improve the level of support and the level of student engagement.

Engineers Australia Competency Mapping

EA Competency Standard		Unit Learning Outcomes
Knowledge and Skill Base	1.1 Comprehensive, theory-based understanding of the underpinning fundamentals applicable to the engineering discipline.	ULO2
	1.2 Conceptual understanding of underpinning maths, analysis, statistics, computing.	ULO1, ULO3
	1.3 In-depth understanding of specialist bodies of knowledge	ULO1, ULO4, ULO5
	1.4 Discernment of knowledge development and research directions	
	1.5 Knowledge of engineering design practice	ULO2, ULO5
	1.6 Understanding of scope, principles, norms, accountabilities of sustainable engineering practice.	
Engineering Application Ability	2.1 Application of established engineering methods to complex problem solving	ULO1, ULO3, ULO4, ULO5
	2.2 Fluent application of engineering techniques, tools and resources.	ULO1, ULO2
	2.3 Application of systematic engineering synthesis and design processes.	ULO4
	2.4 Application of systematic approaches to the conduct and management of engineering projects.	
Professional and Personal Attributes	3.1 Ethical conduct and professional accountability.	
	3.2 Effective oral and written communication in professional and lay domains.	
	3.3 Creative, innovative and pro-active demeanour.	
	3.4 Professional use and management of information.	
	3.5 Orderly management of self, and professional conduct.	
	3.6 Effective team membership and team leadership	

Unit information based on version 2026.02 of the [Handbook](#)